• Login
    View Item 
    •   Research Bank Home
    • Unitec Institute of Technology
    • Study Areas
    • Computing
    • Computing Conference Papers
    • View Item
    •   Research Bank Home
    • Unitec Institute of Technology
    • Study Areas
    • Computing
    • Computing Conference Papers
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    A Highly Parallel SAD Architecture for Motion Estimation in HEVC Encoder

    Medhat, Ahmed; Shalaby, Ahmed; Sayed, Mohammed S.; Elsabrouty, Maha; Madipour, Farhad

    Thumbnail
    Share
    View fulltext online
    PID3380667.pdf (275.6Kb)
    Date
    2014-11
    Citation:
    Medhat, A., Shalaby, A., Sayed, M. S., Elsabrouty, M. , Mehdipour, F. (2014, November). A Highly Parallel SAD Architecture for Motion Estimation in HEVC Encoder. IEEE Xplore (Ed.), 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) (pp.280-283). 10.1109/APCCAS.2014.7032774.
    Permanent link to Research Bank record:
    https://hdl.handle.net/10652/3813
    Abstract
    The high computational cost of the motion estimation module in the new HEVC standard raises the need for efficient hardware architectures that can meet the real-time processing constraint. In addition, targeting HD and UHD resolutions increases the motion estimation processing cost beyond the capabilities of the currently existing architectures. This paper presents a highly parallel sum of absolute difference (SAD) architecture for motion estimation in HEVC encoder. The proposed architecture has 64 PUs operating in parallel to calculate the SAD values of the prediction blocks. It processes block sizes from 4x4 up to 64x64. The proposed architecture has been prototyped, simulated and synthesized on Xilinx Virtix-7 XC7VX550T FPGA. At 458 MHz clock frequency, the proposed architecture processes 30 2K resolution fps with ±20 pixels search range. The prototyped architecture utilizes 7% of the LUTs and 5% of the slice registers in Xilinx Virtex-7 XC7VX550T FPGA.
    Keywords:
    HEVC encoder, inter prediction, SAD architecture, variable block size motion estimation (VBSME)
    ANZSRC Field of Research:
    080309 Software Engineering

    Copyright Notice:
    All rights reserved
    Available Online at:
    http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7032774
    Rights:
    This digital work is protected by copyright. It may be consulted by you, provided you comply with the provisions of the Act and the following conditions of use. These documents or images may be used for research or private study purposes. Whether they can be used for any other purpose depends upon the Copyright Notice above. You will recognise the author's and publishers rights and give due acknowledgement where appropriate.
    Metadata
    Show detailed record
    This item appears in
    • Computing Conference Papers [149]

    Te Pūkenga

    Research Bank is part of Te Pūkenga - New Zealand Institute of Skills and Technology

    • About Te Pūkenga
    • Privacy Notice

    Copyright ©2022 Te Pūkenga

    Usage

    Downloads, last 12 months
    66
     
     

    Usage Statistics

    For this itemFor the Research Bank

    Share

    About

    About Research BankContact us

    Help for authors  

    How to add research

    Register for updates  

    LoginRegister

    Browse Research Bank  

    EverywhereInstitutionsStudy AreaAuthorDateSubjectTitleType of researchSupervisorCollaboratorThis CollectionStudy AreaAuthorDateSubjectTitleType of researchSupervisorCollaborator

    Te Pūkenga

    Research Bank is part of Te Pūkenga - New Zealand Institute of Skills and Technology

    • About Te Pūkenga
    • Privacy Notice

    Copyright ©2022 Te Pūkenga